mirror of
https://github.com/verilator/verilator.git
synced 2025-01-10 08:37:35 +00:00
8624ce6a84
* Tests: Add more case that does not match native C++ width (8, 16, 32 or 64). * Use AstVarRef::same() instead of AstNode::sameGateTree() because the latter checks dtype in addition to scope. AstVarRef may have different minWidth in some cases, but the difference should be ignored in the context of bitOpTree optimization.
30 lines
864 B
Perl
Executable File
30 lines
864 B
Perl
Executable File
#!/usr/bin/env perl
|
|
if (!$::Driver) { use FindBin; exec("$FindBin::Bin/bootstrap.pl", @ARGV, $0); die; }
|
|
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
|
|
#
|
|
# Copyright 2004 by Wilson Snyder. This program is free software; you
|
|
# can redistribute it and/or modify it under the terms of either the GNU
|
|
# Lesser General Public License Version 3 or the Perl Artistic License
|
|
# Version 2.0.
|
|
# SPDX-License-Identifier: LGPL-3.0-only OR Artistic-2.0
|
|
|
|
scenarios(simulator => 1);
|
|
|
|
$Self->{cycles} = ($Self->{benchmark} ? 100_000_000 : 100);
|
|
$Self->{sim_time} = $Self->{cycles} * 10 + 1000;
|
|
|
|
compile(
|
|
v_flags2 => ["+define+SIM_CYCLES=$Self->{cycles}",],
|
|
verilator_flags2=>["-Wno-UNOPTTHREADS", "--stats"],
|
|
);
|
|
|
|
if ($Self->{vlt}) {
|
|
file_grep($Self->{stats}, qr/Optimizations, Const bit op reduction\s+(\d+)/i, 994);
|
|
}
|
|
|
|
execute(
|
|
);
|
|
|
|
ok(1);
|
|
1;
|