mirror of
https://github.com/verilator/verilator.git
synced 2025-01-22 14:24:18 +00:00
6 lines
257 B
Plaintext
6 lines
257 B
Plaintext
%Error: t/t_bitsel_const_bad.v:21:16: Illegal bit or array select; type does not have a bit range, or bad dimension: data type is 'logic'
|
|
: ... In instance t
|
|
assign a = b[0];
|
|
^
|
|
%Error: Exiting due to
|