mirror of
https://github.com/verilator/verilator.git
synced 2025-01-09 08:07:46 +00:00
22088c907f
Adjust the maximum number width to 64K. Add --max-num-width option to adjust this setting. Closes #2082
9 lines
252 B
Systemverilog
9 lines
252 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
// without warranty, 2010 by Wilson Snyder.
|
|
|
|
logic [65535:0] a = 65536'd1;
|
|
logic [65536:0] b = 65537'd1;
|
|
logic [131071:0] c = 131072'd1;
|