mirror of
https://github.com/verilator/verilator.git
synced 2025-01-07 15:17:36 +00:00
9 lines
229 B
Verilog
9 lines
229 B
Verilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
// without warranty, 2017 by Wilson Snyder.
|
|
|
|
module t (input mispkg::foo_t a);
|
|
reg mispkgb::bar_t b;
|
|
endmodule
|