mirror of
https://github.com/verilator/verilator.git
synced 2025-01-07 15:17:36 +00:00
7 lines
541 B
Plaintext
7 lines
541 B
Plaintext
%Warning-BLKSEQ: t/t_lint_blksync_bad.v:23: Blocking assignments (=) in sequential (flop or latch) block; suggest delayed assignments (<=).
|
|
%Warning-BLKSEQ: Use "/* verilator lint_off BLKSEQ */" and lint_on around source to disable this message.
|
|
%Warning-COMBDLY: t/t_lint_blksync_bad.v:30: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
|
|
%Warning-COMBDLY: *** See the manual before disabling this,
|
|
%Warning-COMBDLY: else you may end up with different sim results.
|
|
%Error: Exiting due to
|