mirror of
https://github.com/verilator/verilator.git
synced 2025-01-10 00:27:35 +00:00
25 lines
387 B
Systemverilog
25 lines
387 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
// without warranty, 2010 by Lane Brooks.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t (clk);
|
|
input clk;
|
|
|
|
wire A;
|
|
|
|
pullup p1(A);
|
|
|
|
child child(/*AUTOINST*/
|
|
// Inouts
|
|
.A (A));
|
|
|
|
endmodule
|
|
|
|
module child(inout A);
|
|
|
|
pulldown p2(A);
|
|
|
|
endmodule
|