mirror of
https://github.com/verilator/verilator.git
synced 2025-01-10 00:27:35 +00:00
11 lines
196 B
Verilog
11 lines
196 B
Verilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
// without warranty, 2009 by Wilson Snyder.
|
|
|
|
module t;
|
|
|
|
integer t;
|
|
|
|
endmodule
|