mirror of
https://github.com/verilator/verilator.git
synced 2025-01-07 15:17:36 +00:00
17 lines
306 B
Verilog
17 lines
306 B
Verilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
// without warranty, 2013 by Wilson Snyder.
|
|
|
|
module t
|
|
(
|
|
input wire clk
|
|
);
|
|
|
|
integer cyc; initial cyc = 0;
|
|
|
|
always @ (posedge clk) begin
|
|
cyc <= cyc + 1;
|
|
end
|
|
endmodule
|