mirror of
https://github.com/verilator/verilator.git
synced 2025-01-07 15:17:36 +00:00
46 lines
871 B
Verilog
46 lines
871 B
Verilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
// without warranty, 2003 by Wilson Snyder.
|
|
|
|
module t (/*AUTOARG*/
|
|
// Inputs
|
|
clk
|
|
);
|
|
input clk;
|
|
reg _ranit;
|
|
|
|
`include "t_initial_inc.vh"
|
|
|
|
// surefire lint_off STMINI
|
|
initial assign user_loaded_value = 1;
|
|
|
|
initial _ranit = 0;
|
|
|
|
always @ (posedge clk) begin
|
|
if (!_ranit) begin
|
|
_ranit <= 1;
|
|
|
|
// Test $time
|
|
// surefire lint_off CWECBB
|
|
if ($time<20) $write("time<20\n");
|
|
// surefire lint_on CWECBB
|
|
|
|
// Test $write
|
|
$write ("[%0t] %m: User loaded ", $time);
|
|
$display ("%b", user_loaded_value);
|
|
if (user_loaded_value!=1) $stop;
|
|
|
|
// Test $c
|
|
`ifdef VERILATOR
|
|
$c ("VL_PRINTF(\"Hi From C++\\n\");");
|
|
`endif
|
|
user_loaded_value <= 2;
|
|
|
|
$write("*-* All Finished *-*\n");
|
|
$finish;
|
|
end
|
|
end
|
|
|
|
endmodule
|