mirror of
https://github.com/verilator/verilator.git
synced 2025-01-09 08:07:46 +00:00
18 lines
353 B
Systemverilog
18 lines
353 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2010 by Wilson Snyder.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t;
|
|
|
|
sub sub ();
|
|
defparam sub.P = 2;
|
|
|
|
endmodule
|
|
|
|
module sub;
|
|
parameter P = 6;
|
|
if (P != 0) ; // Prevent unused
|
|
endmodule
|