mirror of
https://github.com/verilator/verilator.git
synced 2025-01-07 15:17:36 +00:00
ce10dbd11c
git-svn-id: file://localhost/svn/verilator/trunk/verilator@753 77ca24e4-aefa-0310-84f0-b9a241c72d87
25 lines
390 B
Verilog
25 lines
390 B
Verilog
// $Id:$
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
// without warranty, 2005 by Wilson Snyder.
|
|
|
|
module t (/*AUTOARG*/
|
|
// Inputs
|
|
clk
|
|
);
|
|
|
|
input clk;
|
|
|
|
looped looped ();
|
|
|
|
endmodule
|
|
|
|
module looped (/*AUTOARG*/);
|
|
looped2 looped2 ();
|
|
endmodule
|
|
|
|
module looped2 (/*AUTOARG*/);
|
|
looped looped ();
|
|
endmodule
|