[40] %Error: t_assert_synth.v:32: Assertion failed in top.t: synthesis full_case, but non-match found
%Error: t/t_assert_synth.v:32: Verilog $stop
Aborting...