github/verilator
1
0
Fork 1
mirror of https://github.com/verilator/verilator.git synced 2025-02-02 03:34:05 +00:00
Code Issues Packages Projects Releases Wiki Activity
1,032 Commits 2 Branches 161 Tags 140 MiB
f13ffe2098
Commit Graph

13 Commits

Author SHA1 Message Date
Wilson Snyder
c2c7c7bd9a Copyright year update 2012-01-15 10:26:28 -05:00
Wilson Snyder
7c2fdd1ee9 Fix --help output to go to stderr, not stdout, bug397. 2011-10-04 10:08:16 -04:00
Wilson Snyder
a547158a50 bisonpre: Merge from Verilog-Perl 2011-07-21 20:34:33 -04:00
Wilson Snyder
71c1f00ec2 Copyright year update 2011-01-01 18:21:19 -05:00
Wilson Snyder
729dfdfed7 Copyright year update 2010-01-05 21:15:06 -05:00
Wilson Snyder
4569278c53 Reconsile parser with Verilog-Perl version, to enable more SV features 2009-05-07 18:28:05 -04:00
Wilson Snyder
0985f675e3 Update bisonpre to match Verilog-Perl version 2009-05-04 21:54:44 -04:00
Wilson Snyder
7df730cedd Verilator is now licensed under LGPL v3 and/or Artistic v2.0. 2009-05-04 17:07:57 -04:00
Wilson Snyder
08f736ae33 bisonpre: Reconsile Verilog-Perl and Verilator bisonpre 2009-01-24 16:44:03 -05:00
Wilson Snyder
3d06720628 Copyright year update 2009-01-02 11:47:39 -05:00
Wilson Snyder
daf7f42138 Version bump 2008-09-19 17:23:15 -04:00
Wilson Snyder
df107628c6 Fix default clocking syntax; covers go outside the block 2008-08-06 17:51:36 -04:00
Wilson Snyder
a76ae67a81 Add bisonpre for simplifing grammar and cleaning output 2008-08-06 12:35:34 -04:00