github/verilator
1
0
Fork 1
mirror of https://github.com/verilator/verilator.git synced 2025-01-30 02:04:04 +00:00
Code Issues Packages Projects Releases Wiki Activity
3,908 Commits 2 Branches 161 Tags 139 MiB
48597bebaf
Commit Graph

4 Commits

Author SHA1 Message Date
Wilson Snyder
2b58e834ee Tests: Rename IVERILOG define for consistency. No functional change. 2020-04-23 08:05:14 -04:00
Wilson Snyder
1ce360ed5b Add SPDX license identifiers. No functional change. 2020-03-21 11:24:24 -04:00
Lukasz Dalek
d6ac351dcb Add --public-flat-rw switch, bug1511. 
This switch exposes VARs, PORTs and WIREs to C++ code. It must be use
with care as it has a significant performance impact and may result in
mis-simulation of generated clocks. Anyhow, it is prefered over
--public and useful for VPI.

Signed-off-by: Lukasz Dalek <ldalek@antmicro.com>
Signed-off-by: Stefan Wallentowitz <stefan@wallentowitz.de>
Signed-off-by: Wilson Snyder <wsnyder@wsnyder.org>
 2019-09-23 07:56:07 -04:00
Rich Porter
85989af031 Fix vpi_get of vpiSize, bug680. 
Signed-off-by: Wilson Snyder <wsnyder@wsnyder.org>
 2013-10-13 20:05:57 -04:00