This website requires JavaScript.
Explore
Help
Register
Sign In
github
/
verilator
Watch
1
Star
0
Fork
1
You've already forked verilator
mirror of
https://github.com/verilator/verilator.git
synced
2025-02-08 22:51:50 +00:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
1,265
Commits
2
Branches
161
Tags
143
MiB
3d9540c58c
Commit Graph
1 Commits
Author
SHA1
Message
Date
Wilson Snyder
9d98e012e4
Fix segfault on SystemVerilog "output wire foo=0", bug291.
2010-10-04 07:48:09 -04:00