github/verilator
1
0
Fork 1
mirror of https://github.com/verilator/verilator.git synced 2025-01-09 16:17:36 +00:00
Code Issues Packages Projects Releases Wiki Activity
1,186 Commits 2 Branches 161 Tags 123 MiB
3087501b6c
Commit Graph

5 Commits

Author SHA1 Message Date
Wilson Snyder
00970be996 Fix bit reductions on multi-packed dimensions, bug227/patch0004. 2010-04-22 09:40:53 -04:00
Byron Bradley
2525b3fb05 Fix bit reductions on multi-packed dimensions, bug227 
Signed-off-by: Wilson Snyder <wsnyder@wsnyder.org>
 2010-04-09 21:05:46 -04:00
Wilson Snyder
abcb95b8a1 Fix order of packed arrays, bug216 2010-01-26 08:06:39 -05:00
Wilson Snyder
4b38acd540 Fix 2D wire decls, bug206 2010-01-25 07:52:07 -05:00
Wilson Snyder
ffbd1fd474 Support "reg [1:0][1:0][1:0]", bug176. 2009-11-05 09:57:23 -05:00