github/verilator
1
0
Fork 1
mirror of https://github.com/verilator/verilator.git synced 2025-02-11 16:11:46 +00:00
Code Issues Packages Projects Releases Wiki Activity
4,951 Commits 2 Branches 161 Tags 144 MiB
21e05c43dd
Commit Graph

3 Commits

Author SHA1 Message Date
Steven Hugg
18b0f6387d
Add XML ccall, constpool, initarray, and if/while begins (#3080) 
* EmitXml: Added <ccall>, <constpool>, <initarray>/<inititem>, wrapped children of <if> and <while> with <begin> elements to prevent ambiguity
* EmitXml: added signed="true" to signed basicdtypes
 2021-07-24 21:06:06 -04:00
Wilson Snyder
c11cd18491 In XML, show pinIndex information (#2877). 2021-06-19 13:41:41 -04:00
Wilson Snyder
c95e606c0a Fix range inheritance on port without data type (#2753). 2021-02-24 18:21:13 -05:00