mirror of
https://github.com/verilator/verilator.git
synced 2025-01-01 04:07:34 +00:00
examples: Fix wide signal overflow, and stop on errors.
This commit is contained in:
parent
ae9179f412
commit
fe9f1add6f
@ -73,7 +73,7 @@ run:
|
||||
@echo
|
||||
@echo "-- RUN ---------------------"
|
||||
@mkdir -p logs
|
||||
obj_dir/Vtop +trace | tee logs/sim.log
|
||||
obj_dir/Vtop +trace
|
||||
|
||||
@echo
|
||||
@echo "-- COVERAGE ----------------"
|
||||
|
@ -62,9 +62,9 @@ int main(int argc, char** argv, char** env) {
|
||||
top->clk = 0;
|
||||
top->in_small = 1;
|
||||
top->in_quad = 0x1234;
|
||||
top->in_wide[0] = 0x1;
|
||||
top->in_wide[0] = 0x11111111;
|
||||
top->in_wide[1] = 0x22222222;
|
||||
top->in_wide[2] = 0x33333333;
|
||||
top->in_wide[2] = 0x3;
|
||||
|
||||
// Simulate until $finish
|
||||
while (!Verilated::gotFinish()) {
|
||||
|
@ -81,7 +81,7 @@ run:
|
||||
@echo
|
||||
@echo "-- RUN ---------------------"
|
||||
@mkdir -p logs
|
||||
obj_dir/Vtop +trace | tee logs/sim.log
|
||||
obj_dir/Vtop +trace
|
||||
|
||||
@echo
|
||||
@echo "-- COVERAGE ----------------"
|
||||
|
Loading…
Reference in New Issue
Block a user