github/verilator
1
0
Fork 1
mirror of https://github.com/verilator/verilator.git synced 2025-04-05 04:02:37 +00:00
Code Issues Packages Projects Releases Wiki Activity

Tests: Improve t_mod_interface_array4

Browse Source
This commit is contained in:
Wilson Snyder 2021-03-10 21:42:32 -05:00
parent 3651321679
commit e88dff6929
1 changed files with 36 additions and 35 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

71
test_regress/t/t_mod_interface_array4.v
View File

@ -11,33 +11,6 @@ interface intf ();
integer index; integer index;
endinterface endinterface
module sub
(
input logic clk,
input int cyc,
intf alh[1:2],
intf ahl[2:1],
intf blh[1:2],
intf bhl[2:1]
);
always @(posedge clk) begin
if (cyc == 5) begin
`checkh(alh[1].index, 2);
`checkh(alh[2].index, 1);
`checkh(ahl[1].index, 1);
`checkh(ahl[2].index, 2);
`checkh(blh[1].index, 1);
`checkh(blh[2].index, 2);
`checkh(bhl[1].index, 2);
`checkh(bhl[2].index, 1);
$write("*-* All Finished *-*\n");
$finish;
end
end
endmodule
module t module t
( (
clk clk
@ -64,15 +37,43 @@ module t
always @(posedge clk) begin always @(posedge clk) begin
cyc <= cyc + 1; cyc <= cyc + 1;
if (cyc == 1) begin if (cyc == 1) begin
ifa1_intf[1].index = 1; ifa1_intf[1].index = 'h101;
ifa1_intf[2].index = 2; ifa1_intf[2].index = 'h102;
ifa2_intf[1].index = 1; ifa2_intf[1].index = 'h201;
ifa2_intf[2].index = 2; ifa2_intf[2].index = 'h202;
ifb1_intf[1].index = 1; ifb1_intf[1].index = 'h301;
ifb1_intf[2].index = 2; ifb1_intf[2].index = 'h302;
ifb2_intf[1].index = 1; ifb2_intf[1].index = 'h401;
ifb2_intf[2].index = 2; ifb2_intf[2].index = 'h402;
end end
end end
endmodule endmodule
module sub
(
input logic clk,
input int cyc,
intf alh[1:2],
intf ahl[2:1],
intf blh[1:2],
intf bhl[2:1]
);
always @(posedge clk) begin
if (cyc == 5) begin
`checkh(alh[1].index, 'h102);
`checkh(alh[2].index, 'h101);
`checkh(ahl[1].index, 'h201);
`checkh(ahl[2].index, 'h202);
`checkh(blh[1].index, 'h301);
`checkh(blh[2].index, 'h302);
`checkh(bhl[1].index, 'h402);
`checkh(bhl[2].index, 'h401);
$write("*-* All Finished *-*\n");
$finish;
end
end
endmodule