github/verilator
1
0
Fork 1
mirror of https://github.com/verilator/verilator.git synced 2025-01-06 06:37:45 +00:00
Code Issues Packages Projects Releases Wiki Activity

Tests: fix driver.pl not tracing time 0, bug536.

Browse Source 
Signed-off-by: Wilson Snyder <wsnyder@wsnyder.org>
This commit is contained in:
Jeremy Bennett 2012-07-24 18:48:51 -04:00 committed by Wilson Snyder
parent b52d94273c
commit de1bb5aeb6
3 changed files with 32 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
test_regress/driver.pl
View File

@ -1011,6 +1011,9 @@ sub _make_main {
}
$fh->print(" topp->trace (tfp, 99);\n");
$fh->print(" tfp->open (\"$self->{obj_dir}/simx.vcd\");\n");
if ($self->{trace} && !$self->sc_or_sp) {
$fh->print(" if (tfp) tfp->dump (main_time);\n");
}
$fh->print("#endif\n");
}
@ -1075,7 +1078,7 @@ sub _print_advance_time {
} else {
if ($action) {
print $fh " ${set}eval();\n";
if ($self->{trace} && !$self->{sp}) {
if ($self->{trace} && !$self->sc_or_sp) {
$fh->print("#if VM_TRACE\n");
$fh->print(" if (tfp) tfp->dump (main_time);\n");
$fh->print("#endif //VM_TRACE\n");

14
test_regress/t/t_var_escape.out
View File

@ -1,5 +1,5 @@
$version Generated by SpTraceVcd $end
$date Fri Nov 13 19:14:12 2009
$version Generated by VerilatedVcd $end
$date Tue Jul 24 18:44:43 2012
$end
$timescale 1ns $end
@ -33,6 +33,16 @@ $timescale 1ns $end
$enddefinitions $end
#0
1$
0%
b11111111111111111111111111111110 &
b00000000000000000000000000000001 #
0'
1(
1)
1*
1+
#10
0$
1%

18
test_regress/t/t_var_nonamebegin.out
View File

@ -1,5 +1,5 @@
$version Generated by SpTraceVcd $end
$date Sun Oct 11 20:21:49 2009
$version Generated by VerilatedVcd $end
$date Tue Jul 24 18:46:01 2012
$end
$timescale 1ns $end
@ -35,3 +35,17 @@ $timescale 1ns $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0#
0$
0%
b00000000000000000000000000000000 &
b00000000000000000000000000000000 '
b00000000000000000000000000000000 (
b00000000000000000000000000000000 )
b00000000000000000000000000000000 *
b00000000000000000000000000000000 +
b00000000000000000000000000000000 ,
b00000000000000000000000000000000 -