mirror of
https://github.com/verilator/verilator.git
synced 2025-01-06 06:37:45 +00:00
Always define VL_SIG etc; conditional definitions were long removed SystemPerl.
This commit is contained in:
parent
236e6baa76
commit
dc27a179e2
@ -239,7 +239,6 @@ public:
|
||||
//=========================================================================
|
||||
// Declare nets
|
||||
|
||||
#ifndef VL_SIG
|
||||
#define VL_SIG8(name, msb, lsb) CData name ///< Declare signal, 1-8 bits
|
||||
#define VL_SIG16(name, msb, lsb) SData name ///< Declare signal, 9-16 bits
|
||||
#define VL_SIG64(name, msb, lsb) QData name ///< Declare signal, 33-64 bits
|
||||
@ -271,23 +270,25 @@ public:
|
||||
#define VL_CTOR(modname) modname(const char* __VCname = "")
|
||||
|
||||
/// Constructor declaration for C++, ala SP_CTOR_IMPL
|
||||
# define VL_CTOR_IMP(modname) modname::modname(const char* __VCname) : VerilatedModule(__VCname)
|
||||
#define VL_CTOR_IMP(modname) \
|
||||
modname::modname(const char* __VCname) \
|
||||
: VerilatedModule(__VCname)
|
||||
|
||||
/// Constructor declaration for SystemC, ala SP_CTOR_IMPL
|
||||
#define VL_SC_CTOR_IMP(modname) modname::modname(sc_module_name)
|
||||
|
||||
#endif
|
||||
|
||||
//=========================================================================
|
||||
// Functions overridable by user defines
|
||||
// (Internals however must use VL_PRINTF_MT, which calls these.)
|
||||
|
||||
// clang-format off
|
||||
#ifndef VL_PRINTF
|
||||
# define VL_PRINTF printf ///< Print ala printf, called from main thread; may redefine if desired
|
||||
# define VL_PRINTF printf ///< Print ala printf, called from main thread; redefine if desired
|
||||
#endif
|
||||
#ifndef VL_VPRINTF
|
||||
# define VL_VPRINTF vprintf ///< Print ala vprintf, called from main thread; may redefine if desired
|
||||
# define VL_VPRINTF vprintf ///< Print ala vprintf, called from main thread; redefine if desired
|
||||
#endif
|
||||
// clang-format on
|
||||
|
||||
//===========================================================================
|
||||
/// Verilator symbol table base class
|
||||
|
Loading…
Reference in New Issue
Block a user