github/verilator
1
0
Fork 1
mirror of https://github.com/verilator/verilator.git synced 2025-04-11 23:46:55 +00:00
Code Issues Packages Projects Releases Wiki Activity

Commentary, bug1399.

Browse Source
This commit is contained in:
Wilson Snyder 2019-02-26 18:56:13 -05:00
parent d1548b1161
commit d1bd994113
1 changed files with 6 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
bin/verilator
View File

@ -399,7 +399,8 @@ detailed descriptions in L</"RUNTIME ARGUMENTS"> for more information.
+verilator+prof+threads+file+I<filename> Set profile filename +verilator+prof+threads+file+I<filename> Set profile filename
+verilator+prof+threads+start+I<value> Set profile starting point +verilator+prof+threads+start+I<value> Set profile starting point
+verilator+prof+threads+window+I<value> Set profile duration +verilator+prof+threads+window+I<value> Set profile duration
+verilator+rand+reset+<value> Set random reset technique +verilator+rand+reset+I<value> Set random reset technique
+verilator+seed+I<value> Set random seed
+verilator+V Verbose version and config +verilator+V Verbose version and config
+verilator+version Show version and exit +verilator+version Show version and exit
@ -3023,9 +3024,10 @@ from a four state simulator. An === comparison to X will always be false,
so that Verilog code which checks for uninitialized logic will not fire. so that Verilog code which checks for uninitialized logic will not fire.
Assigning a variable to a X will actually assign the variable to a random Assigning a variable to a X will actually assign the variable to a random
value (see the --x-assign switch.) Thus if the value is actually used, the value (see the --x-assign switch and +verilator+rand+reset runtime switch.)
random value should cause downstream errors. Integers also randomize, even Thus if the value is actually used, the random value should cause
though the Verilog 2001 specification says they initialize to zero. downstream errors. Integers also randomize, even though the Verilog 2001
specification says they initialize to zero.
All variables, depending on --x-initial setting, are typically randomly All variables, depending on --x-initial setting, are typically randomly
initialized using a function. By running several random simulation runs initialized using a function. By running several random simulation runs