github/verilator
1
0
Fork 1
mirror of https://github.com/verilator/verilator.git synced 2025-04-05 04:02:37 +00:00
Code Issues Packages Projects Releases Wiki Activity

Commentary: Fix typo in the call condition of designp->nextTimeSlot() (#4912)

Browse Source
This commit is contained in:
Jiangjie Weng 2024-02-21 10:15:29 -05:00 committed by Wilson Snyder
parent cfb73923bd
commit c3ff52208a
2 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
docs/CONTRIBUTORS
View File

@ -76,6 +76,7 @@ James Shi
Jamey Hicks Jamey Hicks
Jamie Iles Jamie Iles
Jan Van Winkel Jan Van Winkel
Jiangjie Weng
Jean Berniolles Jean Berniolles
Jeremy Bennett Jeremy Bennett
Jesse Taube Jesse Taube

2
docs/guide/connecting.rst
View File

@ -500,7 +500,7 @@ the user should call:
any delayed events pending, any delayed events pending,
* :code:`designp->nextTimeSlot()`, which returns the simulation time of the * :code:`designp->nextTimeSlot()`, which returns the simulation time of the
next delayed event. This method can only be called if next delayed event. This method can only be called if
:code:`designp->nextTimeSlot()` returned :code:`true`. :code:`designp->eventsPending()` returned :code:`true`.
Call :code:`eventsPending()` to check if you should continue with the Call :code:`eventsPending()` to check if you should continue with the
simulation, and then :code:`nextTimeSlot()` to move simulation time forward. simulation, and then :code:`nextTimeSlot()` to move simulation time forward.