github/verilator
1
0
Fork 1
mirror of https://github.com/verilator/verilator.git synced 2025-01-01 04:07:34 +00:00
Code Issues Packages Projects Releases Wiki Activity

Support property calls without parenthesis (#3879) (#3893)

Browse Source
This commit is contained in:
Ryszard Rozak 2023-01-20 13:25:37 +01:00 committed by GitHub
parent 41e5f6b7d5
commit be53eec5ca
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
2 changed files with 14 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
src/V3LinkDot.cpp
View File

@ -2668,6 +2668,12 @@ private:
} else if (VN_IS(foundp->nodep(), Clocking)) {
m_ds.m_dotSymp = foundp;
ok = m_ds.m_dotPos == DP_SCOPE;
} else if (VN_IS(foundp->nodep(), Property)) {
AstFuncRef* const propRefp
= new AstFuncRef{nodep->fileline(), nodep->name(), nullptr};
nodep->replaceWith(propRefp);
VL_DO_DANGLING(pushDeletep(nodep), nodep);
ok = m_ds.m_dotPos == DP_NONE;
}
//
if (!ok) {

8
test_regress/t/t_assert_named_property.v
View File

@ -54,8 +54,16 @@ module t (/*AUTOARG*/
// Assertion should fail
expected_fails += 1;
end
logic out = 1;
property prop_a;
@(posedge clk) disable iff (cyc <= 10) out;
endproperty
assert property(disable iff (cyc < 5) check_if_gt_5(cyc + 1));
assert property(@(posedge clk) pass_assertion(cyc));
assert property (prop_a) else $error($sformatf("property check failed :assert: (False)"));
always @(posedge clk) begin
if (expected_fails == 2) begin