mirror of
https://github.com/verilator/verilator.git
synced 2025-01-22 14:24:18 +00:00
Remove old SP_AUTO_COVER3 define
This commit is contained in:
parent
48986ccdeb
commit
9f381f7617
@ -265,7 +265,6 @@ public:
|
|||||||
#define VL_OUT(name, msb, lsb) IData name ///< Declare output signal, 17-32 bits
|
#define VL_OUT(name, msb, lsb) IData name ///< Declare output signal, 17-32 bits
|
||||||
#define VL_OUTW(name, msb, lsb, words) WData name[words] ///< Declare output signal, 65+ bits
|
#define VL_OUTW(name, msb, lsb, words) WData name[words] ///< Declare output signal, 65+ bits
|
||||||
|
|
||||||
#define VL_PIN_NOP(instname, pin, port) ///< Connect a pin, ala SP_PIN
|
|
||||||
#define VL_CELL(instname, type) ///< Declare a cell, ala SP_CELL
|
#define VL_CELL(instname, type) ///< Declare a cell, ala SP_CELL
|
||||||
|
|
||||||
/// Declare a module, ala SC_MODULE
|
/// Declare a module, ala SC_MODULE
|
||||||
@ -879,10 +878,6 @@ double vl_time_multiplier(int scale);
|
|||||||
# define VL_DEBUG_IF(text) do {} while (false)
|
# define VL_DEBUG_IF(text) do {} while (false)
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
/// Collect coverage analysis for this line
|
|
||||||
#ifndef SP_AUTO_COVER3
|
|
||||||
# define SP_AUTO_COVER3(what,file,line)
|
|
||||||
#endif
|
|
||||||
// clang-format on
|
// clang-format on
|
||||||
|
|
||||||
//=========================================================================
|
//=========================================================================
|
||||||
|
Loading…
Reference in New Issue
Block a user