github/verilator
1
0
Fork 1
mirror of https://github.com/verilator/verilator.git synced 2025-01-26 16:24:23 +00:00
Code Issues Packages Projects Releases Wiki Activity

Commentary (#2606).

Browse Source
This commit is contained in:
Wilson Snyder 2020-10-23 18:30:10 -04:00
parent 4cec3ff2a0
commit 9d0a7d5e70
1 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/V3Order.cpp
View File

@ -36,6 +36,9 @@
// assignments to avoid saving state, thus we prefer // assignments to avoid saving state, thus we prefer
// a <= b ... As the opposite order would // a <= b ... As the opposite order would
// b <= c ... require the old value of b. // b <= c ... require the old value of b.
// Add edge consumed_var_POST->logic_vertex
// This prevents a consumer of the "early" value to be
// scheduled after we've changed to the next-cycle value
// For Logic // For Logic
// Add vertex for this logic // Add vertex for this logic
// Add edge logic_sensitive_vertex->logic_vertex // Add edge logic_sensitive_vertex->logic_vertex
@ -49,6 +52,7 @@
// Add edge logic_sensitive_vertex->logic_vertex // Add edge logic_sensitive_vertex->logic_vertex
// Add edge logic_consumed_var->logic_vertex (same as if comb) // Add edge logic_consumed_var->logic_vertex (same as if comb)
// Add edge logic_vertex->logic_generated_var (same as if comb) // Add edge logic_vertex->logic_generated_var (same as if comb)
// Add edge consumed_var_POST->logic_vertex (same as if comb)
// //
// For comb logic // For comb logic
// For comb logic // For comb logic