github/verilator
1
0
Fork 1
mirror of https://github.com/verilator/verilator.git synced 2025-04-05 12:12:39 +00:00
Code Issues Packages Projects Releases Wiki Activity

Support property declaration with empty parentheses (#4313) (#4317)

Browse Source
This commit is contained in:
Anthony Donlon 2023-07-26 17:18:21 +08:00 committed by GitHub
parent fd0703b8c8
commit 959387b69f
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
3 changed files with 11 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
docs/CONTRIBUTORS
View File

@ -14,6 +14,7 @@ Ameya Vikram Singh
Andreas Kuster Andreas Kuster
Andrei Kostovski Andrei Kostovski
Andrew Nolte Andrew Nolte
Anthony Donlon
Arkadiusz Kozdra Arkadiusz Kozdra
Aylon Chaim Porat Aylon Chaim Porat
Cameron Kirk Cameron Kirk

1
src/verilog.y
View File

@ -5863,6 +5863,7 @@ property_declarationFront<nodeFTaskp>: // IEEE: part of property_declaration
property_port_listE<nodep>: // IEEE: [ ( [ property_port_list ] ) ] property_port_listE<nodep>: // IEEE: [ ( [ property_port_list ] ) ]
/* empty */ { $$ = nullptr; } /* empty */ { $$ = nullptr; }
| '(' ')' { $$ = nullptr; }
| '(' property_port_list ')' { $$ = $2; } | '(' property_port_list ')' { $$ = $2; }
; ;

11
test_regress/t/t_assert_named_property.v
View File

@ -60,12 +60,19 @@ module t (/*AUTOARG*/
logic out = 1; logic out = 1;
property prop_a; property prop_a;
@(posedge clk) disable iff (cyc <= 10) out; @(posedge clk) disable iff (cyc <= 1) out;
endproperty endproperty : prop_a
property prop_b();
@(posedge clk) disable iff (cyc <= 1) out;
endproperty : prop_b
assert property(disable iff (cyc < 5) check_if_gt_5(cyc + 1)); assert property(disable iff (cyc < 5) check_if_gt_5(cyc + 1));
assert property(@(posedge clk) pass_assertion(cyc)); assert property(@(posedge clk) pass_assertion(cyc));
assert property (prop_a) else $error($sformatf("property check failed :assert: (False)")); assert property (prop_a) else $error($sformatf("property check failed :assert: (False)"));
assert property (prop_a()) else $error($sformatf("property check failed :assert: (False)"));
assert property (prop_b) else $error($sformatf("property check failed :assert: (False)"));
assert property (prop_b()) else $error($sformatf("property check failed :assert: (False)"));
always @(posedge clk) begin always @(posedge clk) begin
if (expected_fails == 2) begin if (expected_fails == 2) begin