github/verilator
1
0
Fork 1
mirror of https://github.com/verilator/verilator.git synced 2025-01-01 04:07:34 +00:00
Code Issues Packages Projects Releases Wiki Activity

Tests: Update test, part of (#3378) (#3892)

Browse Source
This commit is contained in:
Wilson Snyder 2023-01-23 07:23:42 -05:00
parent be26e8da1b
commit 8a85cedaf5
1 changed files with 33 additions and 61 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

94
test_regress/t/t_debug_emitv.out
View File

@ -7,24 +7,15 @@ module Vt_debug_emitv_t;
???? // ENUMITEM 'ZERO'
32'h0
???? // ENUMITEM 'ONE'
32'h1
???? // REFDTYPE 'e_t'
struct packed
{
???? // REFDTYPE 'e_t'
a}signed logic [2:0] struct
{signed logic [2:0] a}logicunion
{logic a}
???? // REFDTYPE 'ps_t'
bit [31:0] const
???? // REFDTYPE 'ps_t'
const
???? // REFDTYPE 'ps_t'
[0:2]
???? // REFDTYPE 'us_t'
???? // REFDTYPE 'union_t'
signed int [31:0] signed int [31:0] [0:2]logic [15:0] logic [15:0] logic [15:0] signed int [31:0] signed int [31:0] signed int [31:0]
32'h1signed int [31:0] struct packed
{signed int [31:0] a;}signed logic [2:0] struct
{signed logic [2:0] a;}logicunion
{logic a;}struct packed
{signed int [31:0] a;}bit [31:0] const struct packed
{signed int [31:0] a;}const struct packed
{signed int [31:0] a;}[0:2]struct
{signed logic [2:0] a;}union
{logic a;}signed int [31:0] signed int [31:0] [0:2]logic [15:0] logic [15:0] logic [15:0] signed int [31:0] signed int [31:0] signed int [31:0]
???? // QUEUEDTYPE
signed int [31:0] string
???? // ASSOCARRAYDTYPE
@ -34,21 +25,14 @@ module Vt_debug_emitv_t;
???? // DYNARRAYDTYPE
signed int [31:0] signed int [31:0] signed int [31:0] signed int [31:0] signed int [31:0] signed int [31:0] signed int [31:0] signed realstringIData [31:0] signed logic [31:0] signed int [31:0] bit [0:0] logic [0:0] e_t;
typedef struct packed
{
???? // REFDTYPE 'e_t'
a}signed logic [2:0] struct
{signed logic [2:0] a}logicunion
{logic a}
???? // REFDTYPE 'ps_t'
bit [31:0] const
???? // REFDTYPE 'ps_t'
const
???? // REFDTYPE 'ps_t'
[0:2]
???? // REFDTYPE 'us_t'
???? // REFDTYPE 'union_t'
signed int [31:0] signed int [31:0] [0:2]logic [15:0] logic [15:0] logic [15:0] signed int [31:0] signed int [31:0] signed int [31:0]
{signed int [31:0] a;}signed logic [2:0] struct
{signed logic [2:0] a;}logicunion
{logic a;}struct packed
{signed int [31:0] a;}bit [31:0] const struct packed
{signed int [31:0] a;}const struct packed
{signed int [31:0] a;}[0:2]struct
{signed logic [2:0] a;}union
{logic a;}signed int [31:0] signed int [31:0] [0:2]logic [15:0] logic [15:0] logic [15:0] signed int [31:0] signed int [31:0] signed int [31:0]
???? // QUEUEDTYPE
signed int [31:0] string
???? // ASSOCARRAYDTYPE
@ -58,18 +42,13 @@ module Vt_debug_emitv_t;
???? // DYNARRAYDTYPE
signed int [31:0] signed int [31:0] signed int [31:0] signed int [31:0] signed int [31:0] signed int [31:0] signed int [31:0] signed realstringIData [31:0] signed logic [31:0] signed int [31:0] bit [0:0] logic [0:0] ps_t;
typedef struct
{signed logic [2:0] a}logicunion
{logic a}
???? // REFDTYPE 'ps_t'
bit [31:0] const
???? // REFDTYPE 'ps_t'
const
???? // REFDTYPE 'ps_t'
[0:2]
???? // REFDTYPE 'us_t'
???? // REFDTYPE 'union_t'
signed int [31:0] signed int [31:0] [0:2]logic [15:0] logic [15:0] logic [15:0] signed int [31:0] signed int [31:0] signed int [31:0]
{signed logic [2:0] a;}logicunion
{logic a;}struct packed
{signed int [31:0] a;}bit [31:0] const struct packed
{signed int [31:0] a;}const struct packed
{signed int [31:0] a;}[0:2]struct
{signed logic [2:0] a;}union
{logic a;}signed int [31:0] signed int [31:0] [0:2]logic [15:0] logic [15:0] logic [15:0] signed int [31:0] signed int [31:0] signed int [31:0]
???? // QUEUEDTYPE
signed int [31:0] string
???? // ASSOCARRAYDTYPE
@ -79,17 +58,12 @@ module Vt_debug_emitv_t;
???? // DYNARRAYDTYPE
signed int [31:0] signed int [31:0] signed int [31:0] signed int [31:0] signed int [31:0] signed int [31:0] signed int [31:0] signed realstringIData [31:0] signed logic [31:0] signed int [31:0] bit [0:0] logic [0:0] us_t;
typedef union
{logic a}
???? // REFDTYPE 'ps_t'
bit [31:0] const
???? // REFDTYPE 'ps_t'
const
???? // REFDTYPE 'ps_t'
[0:2]
???? // REFDTYPE 'us_t'
???? // REFDTYPE 'union_t'
signed int [31:0] signed int [31:0] [0:2]logic [15:0] logic [15:0] logic [15:0] signed int [31:0] signed int [31:0] signed int [31:0]
{logic a;}struct packed
{signed int [31:0] a;}bit [31:0] const struct packed
{signed int [31:0] a;}const struct packed
{signed int [31:0] a;}[0:2]struct
{signed logic [2:0] a;}union
{logic a;}signed int [31:0] signed int [31:0] [0:2]logic [15:0] logic [15:0] logic [15:0] signed int [31:0] signed int [31:0] signed int [31:0]
???? // QUEUEDTYPE
signed int [31:0] string
???? // ASSOCARRAYDTYPE
@ -99,13 +73,11 @@ module Vt_debug_emitv_t;
???? // DYNARRAYDTYPE
signed int [31:0] signed int [31:0] signed int [31:0] signed int [31:0] signed int [31:0] signed int [31:0] signed int [31:0] signed realstringIData [31:0] signed logic [31:0] signed int [31:0] bit [0:0] logic [0:0] union_t;
struct packed
{
???? // REFDTYPE 'e_t'
a} ps[0:2];
{signed int [31:0] a;} ps[0:2];
struct
{signed logic [2:0] a} us;
{signed logic [2:0] a;} us;
union
{logic a} unu;
{logic a;} unu;
signed int [31:0] array[0:2];
initial begin
array = '{0:32'sh1, 1:32'sh2, 2:32'sh3};