mirror of
https://github.com/verilator/verilator.git
synced 2025-01-22 14:24:18 +00:00
Tests: Add elaboration info test.
This commit is contained in:
parent
429f463032
commit
88b87429dc
@ -6,6 +6,7 @@
|
||||
module t (/*AUTOARG*/);
|
||||
|
||||
if (0) begin
|
||||
$info("User compile-time info");
|
||||
$warning("User compile-time warning");
|
||||
$error("User compile-time error");
|
||||
end
|
||||
|
5
test_regress/t/t_assert_comp_bad.out
Normal file
5
test_regress/t/t_assert_comp_bad.out
Normal file
@ -0,0 +1,5 @@
|
||||
[0] -Info: t_assert_comp_bad.v:9: Assertion failed in top.t.genblk1: User compile-time info
|
||||
[0] %Warning: t_assert_comp_bad.v:10: Assertion failed in top.t.genblk1: User compile-time warning
|
||||
[0] %Error: t_assert_comp_bad.v:11: Assertion failed in top.t.genblk1: User compile-time error
|
||||
%Error: t/t_assert_comp_bad.v:11: Verilog $stop
|
||||
Aborting...
|
@ -12,15 +12,13 @@ scenarios(simulator => 1);
|
||||
compile(
|
||||
verilator_flags2 => ['--assert'],
|
||||
nc_flags2 => ['+assert'],
|
||||
vcs_flags2 => ['-assert svaext'],
|
||||
);
|
||||
|
||||
execute(
|
||||
check_finished => 0,
|
||||
fails => 1,
|
||||
expect =>
|
||||
'.*%Warning: t_assert_comp_bad.v:\d+: Assertion failed in top.t.genblk1: User compile-time warning
|
||||
.*%Error: t_assert_comp_bad.v:\d+: Assertion failed in top.t.genblk1: User compile-time error'
|
||||
|
||||
expect_filename => $Self->{golden_filename},
|
||||
);
|
||||
|
||||
ok(1);
|
||||
|
@ -6,6 +6,7 @@
|
||||
module t (/*AUTOARG*/);
|
||||
|
||||
if (1) begin
|
||||
$info("User compile-time info");
|
||||
$warning("User compile-time warning");
|
||||
$error("User compile-time error");
|
||||
end
|
||||
|
Loading…
Reference in New Issue
Block a user