github/verilator
1
0
Fork 1
mirror of https://github.com/verilator/verilator.git synced 2025-04-29 20:16:53 +00:00
Code Issues Packages Projects Releases Wiki Activity

Tests: Favor make -C over cd+make. No functional change.

Browse Source
This commit is contained in:
Wilson Snyder 2017-11-23 08:56:13 -05:00
parent cb72390b57
commit 78192308e1
1 changed files with 6 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
test_regress/driver.pl
View File

@ -681,8 +681,9 @@ sub compile {
if (!$param{fails} && $param{verilator_make_gcc}) { if (!$param{fails} && $param{verilator_make_gcc}) {
$self->oprint("GCC\n"); $self->oprint("GCC\n");
$self->_run(logfile=>"$self->{obj_dir}/vlt_gcc.log", $self->_run(logfile=>"$self->{obj_dir}/vlt_gcc.log",
cmd=>["cd $self->{obj_dir} && ", cmd=>["make",
"make", "-f".getcwd()."/Makefile_obj", "-C ".$self->{obj_dir},
"-f ".getcwd()."/Makefile_obj",
"VM_PREFIX=$self->{VM_PREFIX}", "VM_PREFIX=$self->{VM_PREFIX}",
"CPPFLAGS_DRIVER=-D".uc($self->{name}), "CPPFLAGS_DRIVER=-D".uc($self->{name}),
($opt_verbose ? "CPPFLAGS_DRIVER2=-DTEST_VERBOSE=1":""), ($opt_verbose ? "CPPFLAGS_DRIVER2=-DTEST_VERBOSE=1":""),
@ -1256,7 +1257,7 @@ sub _make_top_v {
print $fh " t t (\n"; print $fh " t t (\n";
my $comma=""; my $comma="";
foreach my $inp (sort (keys %{$self->{inputs}})) { foreach my $inp (sort (keys %{$self->{inputs}})) {
print $fh "\t${comma}.${inp} (${inp})\n"; print $fh " ${comma}.${inp} (${inp})\n";
$comma=","; $comma=",";
} }
print $fh " );\n"; print $fh " );\n";
@ -1307,7 +1308,7 @@ sub _make_top_vhdl {
print $fh " port(\n"; print $fh " port(\n";
my $semi = ""; my $semi = "";
foreach my $inp (@ports) { foreach my $inp (@ports) {
print $fh "\t${semi}${inp} : in std_logic\n"; print $fh " ${semi}${inp} : in std_logic\n";
$semi=";"; $semi=";";
} }
print $fh " );\n"; print $fh " );\n";
@ -1321,7 +1322,7 @@ sub _make_top_vhdl {
print $fh "architecture t_beh of t_ent is\n"; print $fh "architecture t_beh of t_ent is\n";
if ($#ports >= 0) { if ($#ports >= 0) {
foreach my $inp (@ports) { foreach my $inp (@ports) {
print $fh "\tsignal ${inp} : std_logic := '0';\n"; print $fh " signal ${inp} : std_logic := '0';\n";
} }
} }
print $fh " begin\n"; print $fh " begin\n";