github/verilator
1
0
Fork 1
mirror of https://github.com/verilator/verilator.git synced 2025-04-05 12:12:39 +00:00
Code Issues Packages Projects Releases Wiki Activity

Re-sync parser in constraints and cross coverpoints

Browse Source 
Signed-off-by: Arkadiusz Kozdra <akozdra@antmicro.com>
This commit is contained in:
Arkadiusz Kozdra 2024-09-11 14:09:13 +02:00
parent ac29393ec9
commit 6b8f253ecd
1 changed files with 8 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
src/verilog.y
View File

@ -6733,6 +6733,8 @@ cross_body<nodep>: // ==IEEE: cross_body
cross_body_itemSemiList<nodep>: // IEEE: part of cross_body
cross_body_item ';' { $$ = $1; }
| cross_body_itemSemiList cross_body_item ';' { $$ = addNextNull($1, $2); }
| error ';' { $$ = nullptr; }
| cross_body_itemSemiList error ';' { $$ = $1; }
;
cross_body_item<nodep>: // ==IEEE: cross_body_item
@ -7331,6 +7333,8 @@ constraintIdNew<constraintp>: // IEEE: id part of class_constraint
constraint_block<nodep>: // ==IEEE: constraint_block
'{' constraint_block_itemList '}' { $$ = $2; }
| '{' error '}' { $$ = nullptr; }
| '{' constraint_block_itemList error '}' { $$ = $2; }
;
constraint_block_itemList<nodep>: // IEEE: { constraint_block_item }
@ -7387,11 +7391,15 @@ constraint_expression<nodep>: // ==IEEE: constraint_expression
{ AstConstraintExpr* const newp = new AstConstraintExpr{$1, $3};
newp->isDisableSoft(true);
$$ = newp; }
| error ';'
{ $$ = nullptr; }
;
constraint_set<nodep>: // ==IEEE: constraint_set
constraint_expression { $$ = $1; }
| '{' constraint_expressionList '}' { $$ = $2; }
| '{' error '}' { $$ = nullptr; }
| '{' constraint_expressionList error '}' { $$ = $2; }
;
dist_list<distItemp>: // ==IEEE: dist_list