mirror of
https://github.com/verilator/verilator.git
synced 2025-01-22 14:24:18 +00:00
Tests: Rename t_timing_clkgen to t_timing_clkgen1 (#3430)
This is a pre-PR to #3363, which will introduce more clock gen tests. Signed-off-by: Krzysztof Bieganski <kbieganski@antmicro.com>
This commit is contained in:
parent
561eaa311d
commit
67bb2c640e
Loading…
Reference in New Issue
Block a user