github/verilator
1
0
Fork 1
mirror of https://github.com/verilator/verilator.git synced 2025-01-08 23:57:35 +00:00
Code Issues Packages Projects Releases Wiki Activity

Tests: Add array OOB tests as unsupported (#792)

Browse Source
This commit is contained in:
Wilson Snyder 2020-06-03 19:36:50 -04:00
parent 329f5b712a
commit 42312101b5
2 changed files with 46 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

21
test_regress/t/t_mem_bound_bad.pl Executable file
View File

@ -0,0 +1,21 @@
#!/usr/bin/env perl
if (!$::Driver) { use FindBin; exec("$FindBin::Bin/bootstrap.pl", @ARGV, $0); die; }
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
#
# Copyright 2003 by Wilson Snyder. This program is free software; you
# can redistribute it and/or modify it under the terms of either the GNU
# Lesser General Public License Version 3 or the Perl Artistic License
# Version 2.0.
# SPDX-License-Identifier: LGPL-3.0-only OR Artistic-2.0
$Self->{vlt_all} and unsupported("Verilator unsupported, bug528");
scenarios(linter => 1);
lint(
fails => 1,
expect_filename => $Self->{golden_filename},
);
ok(1);
1;

25
test_regress/t/t_mem_bound_bad.v Normal file
View File

@ -0,0 +1,25 @@
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed into the Public Domain, for any use,
// without warranty, 2014 by Jie Xu
// SPDX-License-Identifier: CC0-1.0
module t(/*AUTOARG*/);
logic [1:0][31:0] tt;
logic [31:0] a;
logic [31:0] b;
logic [31:0] c;
initial begin
a = 1;
b = 2;
c = 3;
tt[0] = a;
tt[1] = b;
tt[2] = c; // Out of bounds
if (tt[0]!=a) $stop;
if (tt[1]!=b) $stop;
$write("*-* All Finished *-*\n");
$finish;
end
endmodule