github/verilator
1
0
Fork 1
mirror of https://github.com/verilator/verilator.git synced 2025-04-05 20:22:41 +00:00
Code Issues Packages Projects Releases Wiki Activity

Support constraining AstSel (#5344)

Browse Source 
Signed-off-by: Arkadiusz Kozdra <akozdra@antmicro.com>
This commit is contained in:
Arkadiusz Kozdra 2024-08-08 16:37:08 +02:00 committed by GitHub
parent 78555b683c
commit 3e5859e5da
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
3 changed files with 20 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
src/V3AstNodeExpr.h
View File

@ -4678,6 +4678,7 @@ public:
: isWide() ? "VL_SEL_%nq%lq%rq%tq(%nw,%lw, %P, %li, %ri, %ti)"
: "VL_SEL_%nq%lq%rq%tq(%lw, %P, %li, %ri, %ti)";
}
string emitSMT() const override { return "((_ extract %t %r) %l)"; }
bool cleanOut() const override { return false; }
bool cleanLhs() const override { return true; }
bool cleanRhs() const override { return true; }

16
src/V3Randomize.cpp
View File

@ -529,6 +529,22 @@ class ConstraintExprVisitor final : public VNVisitor {
if (editFormat(nodep)) return;
editSMT(nodep, nodep->srcp());
}
void visit(AstSel* nodep) override {
if (editFormat(nodep)) return;
VNRelinker handle;
AstNodeExpr* const widthp = nodep->widthp()->unlinkFrBack(&handle);
FileLine* const fl = nodep->fileline();
AstNodeExpr* const msbp
= new AstSFormatF{fl, "%1d", false,
new AstAdd{fl, nodep->lsbp()->cloneTreePure(false),
new AstSub{fl, widthp, new AstConst{fl, 1}}}};
handle.relink(msbp);
AstNodeExpr* const lsbp
= new AstSFormatF{fl, "%1d", false, nodep->lsbp()->unlinkFrBack(&handle)};
handle.relink(lsbp);
editSMT(nodep, nodep->fromp(), lsbp, msbp);
}
void visit(AstSFormatF* nodep) override {}
void visit(AstStmtExpr* nodep) override {}
void visit(AstConstraintIf* nodep) override {

3
test_regress/t/t_constraint_operators.v
View File

@ -8,6 +8,7 @@ class Packet;
rand int x;
rand bit [31:0] b;
rand bit [31:0] c;
rand bit [31:0] d;
rand bit tiny;
rand bit zero;
rand bit one;
@ -31,6 +32,7 @@ class Packet;
constraint cond { (tiny == 1 ? b : c) != 17; }
constraint zero_c { zero == 0; }
constraint one_c { one == 1; }
constraint sel { d[15:8] == 8'h55; }
constraint ifelse {
if (one == 1) out0 == 'h333;
@ -88,6 +90,7 @@ module t (/*AUTOARG*/);
if (p.out4 != 'h333) $stop;
if (p.out5 != 'h333) $stop;
if (p.out6 != 'h333) $stop;
if (p.d[15:8] != 'h55) $stop;
$write("*-* All Finished *-*\n");
$finish;