github/verilator
1
0
Fork 1
mirror of https://github.com/verilator/verilator.git synced 2025-01-01 04:07:34 +00:00
Code Issues Packages Projects Releases Wiki Activity

Commentary

Browse Source
This commit is contained in:
Wilson Snyder 2024-10-10 08:14:21 -04:00
parent 9f34764f4b
commit 230b145c04
1 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
docs/guide/simulating.rst
View File

@ -18,7 +18,9 @@ Simulation Summary Report
========================= =========================
When simulation finishes, it will print a report to stdout summarizing the When simulation finishes, it will print a report to stdout summarizing the
simulation. This requires the model being Verilated with :vlopt:`--main`. simulation. This requires the model being Verilated with :vlopt:`--main`,
or the user's `main()` calling `VerilatedContext->statsPrintSummary()`.
The report may be disabled with :vlopt:`+verilator+quiet`. The report may be disabled with :vlopt:`+verilator+quiet`.
For example: For example: