verilator/test_regress/t/t_assert_inside_cond_bad.out

4 lines
182 B
Plaintext
Raw Normal View History

[10] %Error: t_assert_inside_cond.v:39: Assertion failed in top.t: synthesis parallel_case, but multiple matches found
%Error: t/t_assert_inside_cond.v:39: Verilog $stop
Aborting...