verilator/test_regress/t/t_process_redecl.v

24 lines
446 B
Systemverilog
Raw Normal View History

2020-08-31 23:02:58 +00:00
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain, for
// any use, without warranty, 2020 by Wilson Snyder.
// SPDX-License-Identifier: CC0-1.0
module t (
);
// Overrides standard class
class process;
endclass
class mailbox;
endclass
class semaphore;
endclass
initial begin
$write("*-* All Finished *-*\n");
$finish;
end
endmodule