mirror of
https://github.com/verilator/verilator.git
synced 2025-01-12 01:27:36 +00:00
12 lines
394 B
Plaintext
12 lines
394 B
Plaintext
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
//
|
||
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
||
|
|
// without warranty, 2019 by Stefan Wallentowitz.
|
||
|
|
|
||
|
|
`verilator_config
|
||
|
|
|
||
|
|
sformat -task "mon_scope_name" -var "formatted"
|
||
|
|
public_flat_rd -module "sub" -var "in"
|
||
|
|
public_flat_rw -module "sub" -var "fr_a" @(posedge t.monclk)
|
||
|
|
public_flat_rw -module "sub" -var "fr_b" @(posedge t.monclk)
|