mirror of
https://github.com/verilator/verilator.git
synced 2025-01-08 15:47:36 +00:00
20 lines
471 B
Coq
20 lines
471 B
Coq
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
//
|
||
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
||
|
|
// without warranty, 2008 by Wilson Snyder.
|
||
|
|
|
||
|
|
module t;
|
||
|
|
|
||
|
|
// width warnings off due to command line
|
||
|
|
wire A = 15'd1234;
|
||
|
|
|
||
|
|
// width warnings off due to command line + manual switch
|
||
|
|
// verilator lint_off WIDTH
|
||
|
|
wire B = 15'd1234;
|
||
|
|
|
||
|
|
// this turnon does nothing as off on command line
|
||
|
|
// verilator lint_on WIDTH
|
||
|
|
wire C = 15'd1234;
|
||
|
|
|
||
|
|
endmodule
|