2024-09-08 17:00:03 +00:00
|
|
|
#!/usr/bin/env python3
|
2024-05-17 14:38:34 +00:00
|
|
|
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
|
|
|
|
#
|
|
|
|
# Copyright 2024 by Wilson Snyder. This program is free software; you
|
|
|
|
# can redistribute it and/or modify it under the terms of either the GNU
|
|
|
|
# Lesser General Public License Version 3 or the Perl Artistic License
|
|
|
|
# Version 2.0.
|
|
|
|
# SPDX-License-Identifier: LGPL-3.0-only OR Artistic-2.0
|
|
|
|
|
2024-09-08 17:00:03 +00:00
|
|
|
import vltest_bootstrap
|
2024-05-17 14:38:34 +00:00
|
|
|
|
2024-09-08 17:00:03 +00:00
|
|
|
test.scenarios('vlt')
|
|
|
|
test.top_filename = "t_assert_ctl_immediate.v"
|
|
|
|
test.golden_filename = "t/t_assert_ctl_immediate.out"
|
2024-05-17 14:38:34 +00:00
|
|
|
|
2024-09-08 17:00:03 +00:00
|
|
|
test.compile(verilator_flags2=['--assert --timing --fno-inline'])
|
2024-05-17 14:38:34 +00:00
|
|
|
|
2024-09-08 17:00:03 +00:00
|
|
|
test.execute(all_run_flags=["+verilator+error+limit+100"], expect_filename=test.golden_filename)
|
2024-05-17 14:38:34 +00:00
|
|
|
|
2024-09-08 17:00:03 +00:00
|
|
|
test.passes()
|