mirror of
https://github.com/verilator/verilator.git
synced 2025-01-21 13:54:06 +00:00
13 lines
277 B
Systemverilog
13 lines
277 B
Systemverilog
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
//
|
||
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
||
|
|
// without warranty, 2023 by Antmicro Ltd.
|
||
|
|
// SPDX-License-Identifier: CC0-1.0
|
||
|
|
|
||
|
|
class foo;
|
||
|
|
task bar;
|
||
|
|
int qux;
|
||
|
|
qux <= '1;
|
||
|
|
endtask
|
||
|
|
endclass
|