mirror of
https://github.com/verilator/verilator.git
synced 2025-01-12 09:37:56 +00:00
7 lines
463 B
Plaintext
7 lines
463 B
Plaintext
|
%Warning-WIDTH: t/t_flag_context_bad.v:8: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's CONST '5'h1f' generates 5 bits.
|
||
|
|
: ... In instance t
|
||
|
|
... Use "/* verilator lint_off WIDTH */" and lint_on around source to disable this message.
|
||
|
|
%Warning-UNUSED: t/t_flag_context_bad.v:8: Signal is not used: 'foo'
|
||
|
|
: ... In instance t
|
||
|
|
%Error: Exiting due to
|