mirror of
https://github.com/verilator/verilator.git
synced 2025-01-12 01:27:36 +00:00
22 lines
681 B
Coq
22 lines
681 B
Coq
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
//
|
||
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
||
|
|
// without warranty, 2003 by Wilson Snyder.
|
||
|
|
|
||
|
|
module t;
|
||
|
|
function automatic string foo(int i);
|
||
|
|
return $sformatf("'%d'", i); // %0d does not work here
|
||
|
|
endfunction
|
||
|
|
string bar = foo(1);
|
||
|
|
localparam string pbar = foo(1);
|
||
|
|
initial begin
|
||
|
|
$write("String: "); $display("' 1'");
|
||
|
|
//$write("foo(1): "); $display(foo(1));
|
||
|
|
$write("s f(1): "); $display("%s", foo(1));
|
||
|
|
$write("s parm: "); $display("%s", pbar);
|
||
|
|
$write("s strg: "); $display("%s", bar);
|
||
|
|
$write("*-* All Finished *-*\n");
|
||
|
|
$finish;
|
||
|
|
end
|
||
|
|
endmodule
|