mirror of
https://github.com/verilator/verilator.git
synced 2025-01-12 01:27:36 +00:00
13 lines
285 B
Systemverilog
13 lines
285 B
Systemverilog
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
//
|
||
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
||
|
|
// without warranty, 2019 by Wilson Snyder.
|
||
|
|
|
||
|
|
module t #(parameter P);
|
||
|
|
generate
|
||
|
|
var j;
|
||
|
|
for (j=0; P; j++)
|
||
|
|
initial begin end
|
||
|
|
endgenerate
|
||
|
|
endmodule
|