mirror of
https://github.com/verilator/verilator.git
synced 2025-01-09 16:17:36 +00:00
24 lines
483 B
Coq
24 lines
483 B
Coq
|
// $Id:$
|
||
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
//
|
||
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
||
|
|
// without warranty, 2003 by Wilson Snyder.
|
||
|
|
|
||
|
|
module t_order_b (/*AUTOARG*/
|
||
|
|
// Outputs
|
||
|
|
o_subfrom_clk_lev2,
|
||
|
|
// Inputs
|
||
|
|
m_from_clk_lev1_r
|
||
|
|
);
|
||
|
|
|
||
|
|
input [7:0] m_from_clk_lev1_r;
|
||
|
|
output [7:0] o_subfrom_clk_lev2;
|
||
|
|
|
||
|
|
wire [7:0] o_subfrom_clk_lev2 = m_from_clk_lev1_r;
|
||
|
|
|
||
|
|
endmodule
|
||
|
|
|
||
|
|
// Local Variables:
|
||
|
|
// compile-command: "./vlint __FILE__"
|
||
|
|
// End:
|