mirror of
https://github.com/verilator/verilator.git
synced 2025-01-09 16:17:36 +00:00
35 lines
670 B
Coq
35 lines
670 B
Coq
|
// $Id:$
|
||
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
//
|
||
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
||
|
|
// without warranty, 2005 by Wilson Snyder.
|
||
|
|
|
||
|
|
module t (/*AUTOARG*/
|
||
|
|
// Inputs
|
||
|
|
clk
|
||
|
|
);
|
||
|
|
|
||
|
|
input clk;
|
||
|
|
|
||
|
|
wire [7:0] bitout;
|
||
|
|
reg [7:0] allbits;
|
||
|
|
reg [7:0] onebit;
|
||
|
|
reg [8:0] onebitbad; // Wrongly sized
|
||
|
|
|
||
|
|
sub sub [7:0] (allbits, onebitbad, bitout);
|
||
|
|
|
||
|
|
// This is ok.
|
||
|
|
wire [9:8] b;
|
||
|
|
wire [1:0] c;
|
||
|
|
sub sub2 [9:8] (allbits,b,c);
|
||
|
|
|
||
|
|
endmodule
|
||
|
|
|
||
|
|
module sub (input [7:0] allbits, input onebit, output bitout);
|
||
|
|
wire bitout = onebit ^ (^ allbits);
|
||
|
|
endmodule
|
||
|
|
|
||
|
|
// Local Variables:
|
||
|
|
// compile-command: "./vlint __FILE__"
|
||
|
|
// End:
|