verilator/test_regress/t/t_enum_bad_circdecl.v

14 lines
302 B
Systemverilog
Raw Normal View History

// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain, for
// any use, without warranty, 2020 by Wilson Snyder.
// SPDX-License-Identifier: CC0-1.0
module t();
typedef enum bad_redecl [2:0] {
VALUE
} bad_redecl;
endmodule