mirror of
https://github.com/verilator/verilator.git
synced 2025-01-19 21:04:03 +00:00
24 lines
450 B
Systemverilog
24 lines
450 B
Systemverilog
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
//
|
||
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
||
|
|
// any use, without warranty, 2024 by Wilson Snyder.
|
||
|
|
// SPDX-License-Identifier: CC0-1.0
|
||
|
|
|
||
|
|
module t (/*AUTOARG*/
|
||
|
|
// Outputs
|
||
|
|
o1a2,
|
||
|
|
// Inputs
|
||
|
|
i1a2
|
||
|
|
);
|
||
|
|
|
||
|
|
input i1a2 [1:0];
|
||
|
|
output logic o1a2 [1:0];
|
||
|
|
|
||
|
|
always o1a2 = i1a2;
|
||
|
|
|
||
|
|
initial begin
|
||
|
|
$write("*-* All Finished *-*\n");
|
||
|
|
$finish;
|
||
|
|
end
|
||
|
|
endmodule
|