2024-09-08 17:00:03 +00:00
|
|
|
#!/usr/bin/env python3
|
2024-01-28 14:05:50 +00:00
|
|
|
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
|
|
|
|
#
|
|
|
|
# Copyright 2024 by Wilson Snyder. This program is free software; you
|
|
|
|
# can redistribute it and/or modify it under the terms of either the GNU
|
|
|
|
# Lesser General Public License Version 3 or the Perl Artistic License
|
|
|
|
# Version 2.0.
|
|
|
|
# SPDX-License-Identifier: LGPL-3.0-only OR Artistic-2.0
|
|
|
|
|
2024-09-08 17:00:03 +00:00
|
|
|
import vltest_bootstrap
|
2024-01-28 14:05:50 +00:00
|
|
|
|
2024-09-08 17:00:03 +00:00
|
|
|
test.scenarios('vlt')
|
2024-01-28 14:05:50 +00:00
|
|
|
|
2024-09-08 17:00:03 +00:00
|
|
|
test.compile(verilator_flags2=['--quiet-stats'],
|
|
|
|
verilator_make_gcc=False,
|
|
|
|
logfile=test.run_log_filename)
|
2024-01-28 14:05:50 +00:00
|
|
|
|
2024-09-19 22:53:22 +00:00
|
|
|
test.file_grep_not(test.compile_log_filename, r'V e r i l a t')
|
2024-01-28 14:05:50 +00:00
|
|
|
|
2024-09-08 17:00:03 +00:00
|
|
|
test.passes()
|