2024-09-08 17:00:03 +00:00
|
|
|
#!/usr/bin/env python3
|
2024-07-06 12:12:53 +00:00
|
|
|
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
|
|
|
|
#
|
|
|
|
# Copyright 2024 by Wilson Snyder. This program is free software; you
|
|
|
|
# can redistribute it and/or modify it under the terms of either the GNU
|
|
|
|
# Lesser General Public License Version 3 or the Perl Artistic License
|
|
|
|
# Version 2.0.
|
|
|
|
# SPDX-License-Identifier: LGPL-3.0-only OR Artistic-2.0
|
|
|
|
|
2024-09-08 17:00:03 +00:00
|
|
|
import vltest_bootstrap
|
2024-07-06 12:12:53 +00:00
|
|
|
|
2024-09-08 17:00:03 +00:00
|
|
|
test.scenarios('simulator')
|
|
|
|
test.top_filename = "t/t_flag_main.v"
|
|
|
|
|
|
|
|
test.compile(
|
|
|
|
verilator_flags=[ # Custom as don't want -cc
|
|
|
|
"-Mdir", test.obj_dir, "--debug-check"
|
2024-07-06 12:12:53 +00:00
|
|
|
],
|
2024-09-08 17:00:03 +00:00
|
|
|
verilator_flags2=['--binary', '--output-split 1'],
|
|
|
|
make_main=False)
|
|
|
|
|
|
|
|
test.execute()
|
2024-07-06 12:12:53 +00:00
|
|
|
|
2024-09-08 17:00:03 +00:00
|
|
|
test.passes()
|